HFA1212

intersil

© OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

Dual 350MHz, Low Power Closed Loop Buffer Amplifier

The HFA1212 is a dual closed loop Buffer featuring user programmable gain and high speed performance. Manufactured on Intersil's proprietary complementary bipolar UHF-1 process, these devices offer wide -3dB bandwidth of 350MHz, very fast slew rate, excellent gain flatness and high output current.

A unique feature of the pinout allows the user to select a voltage gain of +1, -1, or +2, without the use of any external components. Gain selection is accomplished via connections to the inputs, as described in the "Application Information" section. The result is a more flexible product, fewer part types in inventory, and more efficient use of board space.

Compatibility with existing op amp pinouts provides flexibility to upgrade low gain amplifiers, while decreasing component count. Unlike most buffers, the standard pinout provides an upgrade path should a higher closed loop gain be needed at a future date.

Part # Information

PART NUMBER	TEMP.	PACKAGE	PKG.
(BRAND)	RANGE (^o C)		NO.
HFA1212IB (H1212I)	-40 to 85	8 Ld SOIC	M8.15

July 2004

FN3607.6

Differential Gain 0.025%
Differential Phase
• Wide -3dB Bandwidth (A _V = +2)
• Very Fast Slew Rate (A _V = -1)
Low Supply Current 6mA/Buffer
High Output Current
• Excellent Gain Accuracy 0.99V/V
 User Programmable For Closed-Loop Gains of +1, -1 or +2 Without Use of External Resistors
Overdrive Recovery 8ns


• Standard Operational Amplifier Pinout

Applications

- High Resolution Monitors
- Professional Video Processing
- Medical Imaging
- Video Digitizing Boards/Systems
- RF/IF Processors
- Battery Powered Communications
- Flash Converter Drivers
- High Speed Pulse Amplifiers

Pinout





Absolute Maximum Rating

Supply Voltage (V+ to V-)11V
DC Input Voltage VSUPPLY
Output Current (Note 1)
ESD Rating

Human Body Model (Per MIL-STD-883 Method 3015.7)....600V

Operating Conditions

Temperature Range......-40°C to 85°C

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (°C/W)
SOIC Package	160
Maximum Junction Temperature (Die)	175 ⁰ C
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300 ⁰ C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Output is protected for short circuits to ground. Brief short circuits to ground will not degrade reliability, however, continuous (100% duty cycle) output current should not exceed 30mA for maximum reliability.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP (^o C)	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS			(-)				
Output Offset Voltage		Α	25	-	2	10	mV
		А	Full	-	3	15	mV
Average Output Offset Voltage Drift		В	Full	-	22	70	μV/ ⁰ C
Channel-to-Channel Output Offset		A	25	-	-	15	mV
Voltage Mismatch		A	Full	-	-	30	mV
Common-Mode Rejection Ratio	$\Delta V_{CM} = \pm 1.8 V$	A	25	42	45	-	dB
	$\Delta V_{CM} = \pm 1.8 V$	A	85	40	44	-	dB
	$\Delta V_{CM} = \pm 1.2 V$	A	-40	40	45	-	dB
Power Supply Rejection Ratio	$\Delta V_{PS} = \pm 1.8 V$	A	25	45	49	-	dB
	$\Delta V_{PS} = \pm 1.8 V$	А	85	43	48	-	dB
	$\Delta V_{PS} = \pm 1.2 V$	А	-40	43	48	-	dB
Input Bias Current		А	25	-	1	15	μA
		А	Full	-	3	25	μA
Input Bias Current Drift		В	Full	-	30	80	nA/ ^o C
Channel-to-Channel Input Bias Current		А	25	-	-	15	μA
Mismatch		А	Full	-	-	25	μA
Input Bias Current Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.25 V$	А	25	-	0.5	1	μA/V
		А	Full	-	-	3	μA/V
Input Resistance	$\Delta V_{CM} = \pm 1.8 V$	А	25	0.8	1.1	-	MΩ
	$\Delta V_{CM} = \pm 1.8 V$	А	85	0.5	1.4	-	MΩ
	$\Delta V_{CM} = \pm 1.2 V$	А	-40	0.5	1.3	-	MΩ
Inverting Input Resistance		С	25	-	350	-	Ω
Input Capacitance		С	25	-	2	-	pF
Input Voltage Common Mode Range		А	25, 85	±1.8	±2.4	-	V
(Implied by V _{IO} CMRR and +R _{IN} tests)		А	-40	±1.2	±1.7	-	V
Input Noise Voltage Density (Note 4)	f = 100kHz	В	25	-	7	-	nV/√Hz
Input Noise Current Density (Note 4)	f = 100kHz	В	25	-	3.6	-	pA/√Hz

Electrical Specifications	$V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_L = 100\Omega$, Unless Otherwise Specified. ((Continued)
----------------------------------	--	-------------

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP (^o C)	MIN	ТҮР	MAX	UNITS
TRANSFER CHARACTERISTICS	CONDITIONO		(0)		•••	MAX	entre
Gain ($V_{IN} = -1V$ to $+1V$)	A _V = -1	А	25	-0.98	0.996	-1.02	V/V
	$A_V = 1$	A	Full	0.975	1.000	-1.025	V/V
	A _V = +1	A	25	0.98	0.992	1.020	V/V
	$A_V = 11$	A	Full	0.975	0.993	1.025	V/V
	A _V = +2	A	25	1.96	1.988	2.04	V/V
	/\v_ +2	A	Full	1.95	1.990	2.04	V/V
Channel-to-Channel Gain Mismatch	A _V = -1	A	25	-	-	±0.02	V/V
	$A_V = 1$	A	Full	_	_	±0.025	V/V
	A _V = +1	A	25	_	-	±0.025	V/V
		A	Full	-	-	±0.025	V/V
	A _V = +2	A	25	-	-	±0.025	V/V
		A	Full	-	-	±0.04	V/V V/V
AC CHARACTERISTICS		A	Full	-	-	10.05	v / V
-3dB Bandwidth	A _V = -1	В	25	-	300	-	MHz
$(V_{OUT} = 0.2V_{P-P}, Note 4)$	$A_V = +1$, $+R_S = 620\Omega$	B	25	-	240	-	MHz
	$A_V = +2$	B	25	_	350		MHz
	$A_V = -1$	B	25	-	165	-	MHz
Full Power Bandwidth ($V_{OUT} = 5V_{P-P}$ at $A_V = +2$ or -1, $V_{OUT} = 4V_{P-P}$ at $A_V = +1$, Note 4)	$A_V = +1$, $+R_S = 620\Omega$	B	25	-	150	_	MHz
	$A_V = +2$	B	25	-	125	-	MHz
Gain Flatness	$A_V = +2$ $A_V = +2$, To 25MHz	B	25	-	±0.03	-	dB
$(V_{OUT} = 0.2V_{P-P}, Note 4)$	-	B	25	-		-	dB
Crosstalk	A _V = +2, To 50MHz 5MHz	В	25	-	±0.04	-	dB
(All Channels Hostile, Note 4)	10MHz	В	25	-	-65 -60	-	dB
		D	20	-	-00	-	uВ
		٨	05	12.0	12.0		
Output Voltage Swing (Note 4)	A _V = -1	A	25	±3.0	±3.2	-	V V
Output Ourport	A 4 D 500	A	Full	±2.8	±3.0	-	
Output Current (Note 4)	$A_V = -1, R_L = 50\Omega$	A	25, 85	50	55	-	mA
Output Short Circuit Current		A	-40	28	42	-	mA
Output Short Circuit Current	A	B	25	-	100	-	mA
DC Closed Loop Output Impedance	$A_V = +2$	B	25	-	0.2	-	Ω
Second Harmonic Distortion ($A_V = +2$, $V_{OUT} = 2V_{P-P}$, Note 4)	10MHz	B	25	-	-60	-	dBc
	20MHz	B	25	-	-50	-	dBc
Third Harmonic Distortion (A _V = +2, V _{OUT} = 2V _{P-P} , Note 4)	10MHz	B	25	-	-60	-	dBc
	20MHz	B	25	-	-50	-	dBc
Reverse Isolation (S ₁₂ , Note 4)	30MHz, A _V = +2	В	25	-	-65	-	dB
TRANSIENT RESPONSE A _V = +2, Unles			~			<u> </u>	
Rise and Fall Times (V _{OUT} = 0.5V _{P-P})	Rise Time	В	25	-	1.0	-	ns
	Fall Time	В	25	-	1.1	-	ns

PARAMETER	TEST CONDITIONS		(NOTE 3) TEST LEVEL	TEMP (^o C)	MIN	ТҮР	МАХ	UNITS
Overshoot	+OS		В	25	-	4	-	%
$(V_{OUT} = 0.5V_{P-P}, V_{IN} t_{RISE} = 1ns, Note 5)$	-OS		В	25	-	13	-	%
Slew Rate	A _V = -1	+SR	В	25	-	2000	-	V/µs
$(V_{OUT} = 5V_{P-P} \text{ at } A_V = +2 \text{ or } -1,$ $V_{OUT} = 4V_{P-P} \text{ at } A_V = +1)$		-SR	В	25	-	1150	-	V/µs
	$A_V = +1,$	+SR	В	25	-	1100	-	V/µs
	+R _S = 620Ω	-SR	В	25	-	850	-	V/µs
	A _V = +2	+SR	В	25	-	1300	-	V/µs
		-SR	В	25	-	900	-	V/µs
Settling Time	To 0.1%		В	25	-	24	-	ns
$(V_{OUT} = +2V \text{ to } 0V \text{ Step, Note } 4)$	To 0.05%		В	25	-	37	-	ns
	To 0.02%		В	25	-	60	-	ns
Overdrive Recovery Time	$V_{IN} = \pm 2V$		В	25	-	8.5	-	ns
VIDEO CHARACTERISTICS			J		l.			1
Differential Gain (f = 3.58 MHz, A _V = +2)	R _L = 150Ω		В	25	-	0.025	-	%
Differential Phase (f = 3.58 MHz, A _V = +2)	R _L = 150Ω		В	25	-	0.03	-	Degrees
POWER SUPPLY CHARACTERISTICS	- 1				1	l	1	1
Power Supply Range			С	25	±4.5	-	±5.5	V
Power Supply Current			А	25	-	5.9	6.1	mA/Op Amp
			А	Full	-	6.1	6.3	mA/Op Amp

Electrical Specifications $V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_L = 100\Omega$, Unless Otherwise Specified. (Continued)

NOTE:

3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.

4. See Typical Performance Curves for more information.

5. Negative overshoot dominates for output signal swings below GND (e.g. 0.5V_{P-P}), yielding a higher overshoot limit compared to the V_{OUT} = 0V to 0.5V condition. See the "Application Information" section for details.

Application Information

HFA1212 Advantages

The HFA1212 features a novel design which allows the user to select from three closed loop gains, without any external components. The result is a more flexible product, fewer part types in inventory, and more efficient use of board space. Implementing a dual, gain of 2, cable driver with this IC eliminates the four gain setting resistors, which frees up board space for termination resistors.

Like most newer high performance amplifiers, the HFA1212 is a current feedback amplifier (CFA). CFAs offer high bandwidth and slew rate at low supply currents, but can be difficult to use because of their sensitivity to feedback capacitance and parasitics on the inverting input (summing node). The HFA1212 eliminates these concerns by bringing the gain setting resistors on-chip. This yields the optimum placement and value of the feedback resistor, while minimizing feedback and summing node parasitics. Because there is no access to the summing node, the PCB parasitics do not impact performance at gains of +2 or -1 (see "Unity Gain Considerations" for discussion of parasitic impact on unity gain performance).

The HFA1212's closed loop gain implementation provides better gain accuracy, lower offset and output impedance, and better distortion compared with open loop buffers.

Closed Loop Gain Selection

This "buffer" operates in closed loop gains of -1, +1, or +2, with gain selection accomplished via connections to the ±inputs. Applying the input signal to +IN and floating -IN selects a gain of +1 (see next section for layout caveats), while grounding -IN selects a gain of +2. A gain of -1 is obtained by applying the input signal to -IN with +IN grounded through a 50Ω resistor.

The table below summarizes these connections:

GAIN	CONNECTIONS					
(A _{CL})	+INPUT	-INPUT				
-1	50 Ω to GND	Input				
+1	Input	NC (Floating)				
+2	Input	GND				

Unity Gain Considerations

Unity gain selection is accomplished by floating the -Input of the HFA1212. Anything that tends to short the -Input to GND, such as stray capacitance at high frequencies, will cause the amplifier gain to increase toward a gain of +2. The result is excessive high frequency peaking, and possible instability. Even the minimal amount of capacitance associated with attaching the -Input lead to the PCB results in approximately 6dB of gain peaking. At a minimum this requires due care to ensure the minimum capacitance at the -Input connection.

Table 1 lists five alternate methods for configuring the HFA1212 as a unity gain buffer, and the corresponding performance. The implementations vary in complexity and involve performance trade-offs. The easiest approach to implement is simply shorting the two input pins together, and applying the input signal to this common node. The amplifier bandwidth decreases from 430MHz to 280MHz, but excellent gain flatness is the benefit. A drawback to this approach is that the amplifier input noise voltage and input offset voltage terms see a gain of +2, resulting in higher noise and output offset voltages. Alternately, a 100pF capacitor between the inputs shorts them only at high frequencies, which prevents the increased output offset voltage but delivers less gain flatness.

Another straightforward approach is to add a 620W resistor in series with the amplifier's positive input. This resistor and the HFA1212 input capacitance form a low pass filter which rolls off the signal bandwidth before gain peaking occurs. This configuration was employed to obtain the data sheet AC and transient parameters for a gain of +1.

Pulse Overshoot

The HFA1212 utilizes a quasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion for signals swinging below ground, and an increased overshoot on the negative portion of the output waveform (see Figure 6, Figure 9, and Figure 12). This overshoot isn't present for small bipolar signals (see Figure 4, Figure 7, and Figure 10) or large positive signals (see Figure 5, Figure 8 and Figure 11).

PC Board Layout

This amplifier's frequency response depends greatly on the care taken in designing the PC board (PCB). The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10\mu F)$ tantalum in parallel with a small value $(0.1\mu F)$ chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

An example of a good high frequency layout is the Evaluation Board shown in Figure 3.

Driving Capacitive Loads


Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor (R_S) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the R_S and C_L combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 R_S and C_L form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 350MHz. By decreasing R_S as C_L increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth decreases as the load capacitance increases.

TABLE 1. UNITY GAIN PERFORMANCE FOR VARIOUS IMPLEMENTATIONS

APPROACH	PEAKING (dB)	BW (MHz)	±0.1dB GAIN FLATNESS (MHz)
Remove -IN Pin	4.5	430	21
+R _S = 620Ω	0	220	27
+R _S = 620Ω and Remove -IN Pin	0.5	215	15
Short +IN to -IN (e.g., Pins 2 and 3)	0.6	280	70
100pF Capacitor Between +IN and -IN	0.7	290	40






FIGURE 2. MODIFIED EVALUATION BOARD SCHEMATIC

Evaluation Board

The performance of the HFA1212 may be evaluated using the HA5023 Evaluation Board, slightly modified as follows:

- 1. Remove the two feedback resistors, and leave the connections open.
- a. For A_V = +1 evaluation, remove the gain setting resistors (R₁), and leave pins 2 and 6 floating.
 b. For A_V = +2, replace the gain setting resistors (R₁), but
 - b. For $A_V = +2$, replace the gain setting resistors (R₁) with 0Ω resistors to GND.
- 3. Replace the 0Ω series output resistors with 50Ω .

The modified schematic for amplifier 1, and the board layout are shown in Figures 2 and 3.

NOTE: Note: The SOIC version may be evaluated in the DIP board by using a SOIC-to-DIP adapter such as Aries Electronics Part Number 08-350000-10.

To order evaluation boards (part number HA5023EVAL), please contact your local sales office.




FIGURE 3B. BOTTOM LAYOUT FIGURE 3. EVALUATION BOARD LAYOUT






FIGURE 3A. TOP LAYOUT



Typical Performance Curves $V_{SUPPLY} = \pm 5V$, $T_A = 25^{o}C$, $R_L = 100\Omega$, Unless Otherwise Specified

2.0

A_V = +2









FIGURE 9. LARGE SIGNAL BIPOLAR PULSE RESPONSE





7

Typical Performance Curves (Continued) $V_{SUPPLY} = \pm 5V$, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified




FIGURE 10. SMALL SIGNAL PULSE RESPONSE




FIGURE 12. LARGE SIGNAL BIPOLAR PULSE RESPONSE




FIGURE 14. FULL POWER BANDWIDTH

8





FIGURE 11. LARGE SIGNAL POSITIVE PULSE RESPONSE








FIGURE 15. GAIN FLATNESS

Typical Performance Curves (Continued) $V_{SUPPLY} = \pm 5V$, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified




FIGURE 16. REVERSE ISOLATION





FIGURE 18. 2nd HARMONIC DISTORTION vs POUT








FIGURE 17. ALL HOSTILE CROSSTALK




FIGURE 19. 3rd HARMONIC DISTORTION vs POUT




FIGURE 21. INPUT NOISE CHARACTERISTICS

Typical Performance Curves (Continued) $V_{SUPPLY} = \pm 5V$, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified




FIGURE 22. OUTPUT VOLTAGE vs TEMPERATURE

Die Characteristics

DIE DIMENSIONS:

69 mils x 92 mils x 19 mils 1750µm x 2330µm x 483µm

METALLIZATION:

Type: Metal 1: AICu(2%)/TiW Thickness: Metal 1: $8k\dot{A} \pm 0.4k\dot{A}$

Type: Metal 2: AlCu(2%) Thickness: Metal 2: 16kÅ ±0.8kÅ

PASSIVATION:

Type: Nitride Thickness: 4kÅ ±0.5kÅ


TRANSISTOR COUNT:

180


SUBSTRATE POTENTIAL (Powered Up):

Floating (Recommend Connection to V-)

Metallization Mask Layout



Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	IES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
Ν	8	3		8	7
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

